Seattle Pacific University 2014 - 2015 Undergraduate Time Schedule
Time Schedule Home :: 2008-2009 Catalog Home

         << Previous Page |

EE 1210: Intro to Logic System Design
Introduction to digital logic design including combinational and sequential logic design. Combinational logic covers truth tables, Boolean algebra, logic gates, Karnaugh maps, multiplexers, decoders, encoders, programmable logic and memories. Sequential logic covers latches, flip-flops, clocks, registers, counters, finite state machines, CPLDs and FPGAs. Special emphasis is placed on design techniques. Laboratory exercises include designs using both discrete gates and FPGAs. Extra fee.

TermCRNCredits Instructor(s)DaysTime DatesLocationFeesOpen
Autumn 1282 5 Don Peter
Mon,Wed,Fri
Final: Mon
8:00AM-9:20AM
8:00AM-10:00AM
09/29-12/05
12/08-12/08
Otto Miller Hall 225
Otto Miller Hall 225
$5 - Add to Outlook
Autumn 7623 5 Don Peter
Arranged
-
09/29-12/05
**Online
$5 - Add to Outlook
Special Approval: Instructor Permission Required
Winter 28285 5 Andrew Moe
Mon,Wed
Final: Wed
5:00PM-7:20PM
5:00PM-7:20PM
01/05-03/13
03/18-03/18
Otto Miller Hall 225
Otto Miller Hall 225
$20 43 open seats Add to Outlook
Winter 28286 5 Andrew Moe
Arranged
Online-
01/05-03/13
**Online
$20 8 open seats Add to Outlook
Special Approval: Instructor Permission Required



Copyright © 2014 Seattle Pacific University.
Web Content Disclaimer.
General Information: (206) 281-2000
3307 Third Avenue West, Seattle, WA 98119-1997, U.S.A.

How did this page do?
Click here to rate it!